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ABSTRACT
The digi tal protection of electrical power apparatus hu been an act ive area of
research for the put twenty years. These research r~ults are being ut ilized in some
of the digital relay designs. The digital protectio n of power trensfcrmers requires
complex calculations and logic, hence the use of a digita l processor seems to be
na.t ural and a.llr act ive.
A etand -elcne prototype digital protect ive relay for power transformer prct ec-
t lcn h..." been designed, implemented and tes ted successfully. T he prot otype digital
relay integrates up to three different relaying functions in a single relay. Any changes
1.0 the relay operating characteristic:: can be carried out simply in the software with-
out tamperi ng with the hardware. The relay hardware is designed in two different
boards namely, the data acquisition and the digital processing boards . The data
acquisition board consists or seven identical circuits each having a scaling circuit ,
a sixth order Chebyshev anti-aliasing filter and a sample-and -hold circuit . All the
seven lIignaIs are then mult iplexed and connected to an AI D converte r. The digital
processing board consists of a T MS320E15 digital signal processor.
The relay software program is developed for the complete three phase percent.
age differenti &1 relay with second harmonic ~traint for inrush and fifth harmonic
rest raint fer cvcrexcitet icn. The primary and secondary ground fault protectio n is
also provided. The sortware is written in modular form such that any relay algG-
rithm can be used by simply changing only one subroutine. The present relay design
ut ilizes the Discret e Fourier Transform (O FT) to ext ract the current harmonics.
The prototype digital relay wu tested extens ively in the labo ratory for to dura-
tion of three months. The results of these tests show th at the relay always cleared
all the faultll that were applied on the transforme r and the relay never malopereted.
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Chapter 1
Introduction
The main Iunct.icn of po we r syste m and app aratus p rotec tive relaying ill to initiate
the prompt remo val from service any element of power system which is experiencing
a short circ uit or operating in a ny abnormal manner that m ight cause damage or
interfere with the normal operation of the rest of the eyete m. The rem oval of th e
fault y e le ments is car r ied out by circu it breakers when th ey arc called u pon to do
so by the relay ing eq uipment. The seconda ry function of the protective relay ing is
to p rovide lome lndicetdon 8.9 to the location and ty pe of fa ilu re . Such information
is crucial for relay engineers because i t enables them to analyze and correc t th e
fault y element quic kly.
Th e five genera l design cri ter ia for any well-designed a nd efficient protective
sys tems arc :
1. Reliab ili ty · as define d in ANSI C3T.l OO reliability is the meas ure of the de -
gree of certainty that th e relay will perform correct ly. Reliability denotes certainty
of corr ect operat ion (de pe ndability) toge ther with assur anc e aga inst inco rrect op ·
oration from all extraneous cause s (security).
2. Speed . to obtain t he minimum faul t clearing tim e so as to minimize equip-
ment damage. In parti cular. a high speed relay is on~ that operates in less than a
specified tim e of usually three cycles.
3. Select ivity - describes inte rrelated performance of relaftl and breakers. Com-
plete selectivity is obtained when a minimum amount of equipment is removedIrcrn
service ror isolation or fault.
4. Sensit ivity - changes to the threshold values to provide maximum sensitivity
during internal fault and minimum sensitivity during normal operation.
5. Economics - to achieve maximum protection at minimum cost.
The earliest type of protective relays is the electromechanical relay. This type
of relay is still used widely by the utilities for the protection of power ...tern ap-
paratus. The operation of an electro mechanical relay is achieved by means or an
electromagnetic force which exerts an armat ure carrying contact . T he develop-
ment eed application of semi-conductor devices in the early sixties have resulted
in the emergence of stat ic relays with improved sensitivity, speed and reliability.
Although the electromechanical relay is still in predominant use and has &. proven
record or reliability, more and more of the electromechanical relays are replaced
by the static relays. Some of the inherent ad vantages or the sta tic relays over the
electromechanie&lrelays are:
1. Lower maintenance · the relay can be applied with less att ent ion to the
environment ( dust, etc) except for temperature.
2. Less burden to the current transformer (C.T .)
3. Improvement in sensit ivity, speed and reliability
4. Faster operation of the relay
5. Smaller relay size which requires less panel space.
Th e lates t or t hi rd generat ion relays are the d igit al relay s [mic roprocesso r-
blUed ). Exte nsive rese..rch efforts in th e area of po wer system pro te ct ion are
cen te red arou nd t hese digital relays. Digital relays will grad ually replace both
t he static and elec t .ro rn echa nica l relays in the ne er fu tu re. So me of the inherent
ed van t ag ee of th e d igit al relay s ove r the e lec t eom echanic el or st a t ic eel ey e are as
follows:
1. Improved relay performan ce (sensitivity, select iv ity and speed) is ex pec te d
ove r the elect romechanical an d static re lays bec ause vari ous rel ay operating char -
ac ter istics can be cha nged to meet any comp lex ap pli cation.
2. Cos t reducti on th rough standard izat ion of hardware and softwll.1-e. Th is cos t
can be furt he r reduced u th e cost of hardwa re is decre asi ng wi t h t he advancement
of mi cropr ocessor tec hno logy.
3. Flexi bility of the digit al relay is ach ieved thr ou gh the us e of programmable
digit al processors, Any ant icipated chang e to its ope rat ing ch aracterist ics can be
made eas ily.
4. Re liabili ty is fur th er im pfQved du e to th e enhanced self-chec king capabili ty.
Design of a d igital re lay can be made highly rel iable thro ugh th e use of redu ndant
des igns.
5. Less burden to the current tr ansformer (C .T)
6. Ca pa ble of int egrati ng seve ra l re laying funct ion s in a sing le relay .
As th e na me im plie1!l, digital relay uses digital data to perform ari thme tic ope r-
a tion, Th e waveform of inte rest is samp led , digiti zed and sto re d in th e com puter
memory for fu rthe r m an ipula t ion. In the Calleof II; th ree phase power transformer,
t he rela y requ ires sampling of seven curre nt waveform s. They ar e; thr ee cu rrent
waveforms from the prim ar y side, three current wa ve forms fr om t he se condar y side
an d one g ro un d cur ren t wav eform . T hese wa veform " have to be sam p led sirn ulta .
necuely, digit ized and "to....d in. t h .. memory. Digit ...l filte ri ng is th en carr ie d out
to .."t rac t th e req uir ed curren t ha rmonics. Vario \ls algorit h ms exis t in the lit er-
at ur e to ac complish th i!l task. T h .,s e algo ri t hms have their own adv lIJ\ta ge s and
disadvan tages. T he suit ah ili ty of t h ese algo rithms depend o n t he ty pe of com pu Ler
h ar dware u sed . Ge nerally, a lgorit h ms wh ich requ ire leas computatio n ar e pre fe rred.
A na lysis o f various algor it hms are presented in th is t hesis. Fo r t he worst cas e test ,
Di sc rete Fou rier Tr an sform ( OFT) is chose n a nd implement ed in t he designed relay
s in ce t h is a lgori thm req uires the rnost nu mber of com putat ion s.
1 . 1 Purpo se o f t h is the sis
Existi ng p rotect iv.. relay in g sYlt eml:l for power tr ans for mer u ee the e le ct romag net ic
or st at ic re lays. Rece ntl y, re search a ctivities are concentrated on t h e d igit a l rela y·
in g . As a reeu l j,a number o f digit al r elay a lgo rithms are evaileble for the pro t e cti on
o f p ower tr ansformer. So me proto t.yp es of t he dig ital relay ha ve been built . How-
ever, mo st of t he m requ ir e com plex multi -processor ha rd wa re arch it ecture. H ence
a atand -edone micropro ces sor-based differe n t ial relay which h all a s irnple hard ware
a rchite cture and is COlI t competi t ive, is pr o pos ed.
Th e ai m of t hi s resea rch is to design, develop and t est a co mplete mi c ropr o cessor-
based pro to ty pe rel ay fo r po wer t ransform e r prote ction. T he reley is sta n d-a. lone
a nd its h ardware con sist s of t wo b o ar ds Le . the di gi t al p ro ce ssing bo ar d a nd the
d a ta acquisi ti on board. The dat ... acquisition board oonllill18 of seven identical
circuits each having a sca lin g circui t , a six t h or der C he byshev a nti -a liasing filt e r and
... 5ample -aml-hold ci rcui t . All t he seven signals are then multi pl exed an d <:on n ect .,d
to t he A /D converter. T h e digit al process in g board co nsist5 of a TMS320E15 di gital
s ig nal p eo eeseor , It has an on-c hi p 4. x -wced EP R O M which is su fficie nt t o sto re
the soft w a re prog ram an d it abo h as an o n-chi p 25 6·word RAM wh ich is u sed for
tem porary dat a s t o rage. No add it io na l memory interfacing is used . The bo ard also
h ee digi t al input/outp u t ports a n d a sampling clock gene r a to r.
The s o ftwar e pr ogram is d eveloped fo r the co mp lete t hree p hase pe rc ent age
di fferential relay w ith second and fift h ha r m onic re strai nts. T he pr imary and sec -
o n d ary g rou nd fa ul t pro t ection is also provided. Any other re layin g [unct io n s can
b e incor porat ed in by sim p ly changing t h e relay so ft ware.
1 .2 O utline of this thesis
C hap te r 2 desc ri b es the va ricc e pro ted io n sch emes which are co m m only u t ilized
fo r t he protec tion of po wer t ran sf or mers . T he current balan ce r el ay, perce ntage
d ifferen t ia l rela ying schem e and p ercenta g e differe n t ial with h ar m o n ic rest r a int are
d iscussed fully in t his ch ap ter.
Cha p t er 3 describes the non-linear be h avio ur o f a th ree p h ase po wer t ransform e r
includin g m sgnetiz ing in r ush, ove rexcitat ion an d cur ren t transfor m er saturatio n .
Various techniqu e s to d ist ingu ish these nonlineari ti es are fu rt he r e x p lored.
Chap ter" d es c ribes th e various digital relay a lgo rit hm s for p ow er t rans for me r
p ro tec ti o n which a re ava ilable in t h e lite ratu re. Compariso n is ca r ried out and th e
best alg o rit hm is p ointed ou t .
Cha p t er {j de sc ribes in det ail b oth t h e hardware and soft wa re des ig n of t he
p ro posed prototype digital relay.
ChlLpter 6 de scribes t h e result s of real-time te st! conducted in t he laboratory.
C h lLp ter 7 concludes t his thesis and gives sugg",st io ns for further re selLrch.
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Chapter 2
Review of various protection
schemes for power transformers
Power transformer is one of the most important p ieces of equipment in a power
eyetem . It is highly reliable due to its rugged construction. However h~.-,a.vy int ernal
fault may cause severe damage to the transformers if it is not cleared promp tly.
As in the case of transmission lines , the type of protection used for power trans-
formers depend upon their size, voltage rat ing and the nature of thei r application.
Fuses are usually adequate to protect small transformers; whereas for large trans-
former, a differential relay with harmonic restraint may be requi red [1].
Various protection schemes for power transformers arc described in the eubee-
quent sections.
2.1 Convent ional current balance relays
The ear ly developed "current balance" electromagnetic att raction type relay struc-
ture is shown in Figure 2.1. It has basically one overcurrentelement which produces
a.torque in opposition to another overcur rent element; both elements are acting on
the same moving structure [2\. Depending on the variation of the magnitude of I I
(a)
(b)
Figure 2.1: Balanced beam type of current bal ance relay with its opera ti ng char-
acteristics [2J
over 121 the ope rating or restra ining elements are actuated. The operat ing charac-
teristics of this curre nt balance relay are show n in Figure 2.1 b. The net torque
acti ng on t he relay is:
(2. 1)
When the relay is on the verge of operation, t he net torque is zero, and
(2.2)
T herefore, the operating characteristic is:
(2.3)
From Figure 2.1 b it is clear that I . is the operat ing current since it produces
positive torque. J~ is the restrainin g current sin ce it prod uces negative torque.
The simplest form of protection scheme for power t ransformer is the unbiased
differential scheme as shown in Figure 2.2. It s basic operat ion is similar to that of
"current ba lance" principle as described in the previous section. Assuming that the
current t ransformers (C.T.s) are perfectly ma tched then during the external faul t
(Figure 2.2 b) the differenceof the C.T. secondary currents (/. -12) is zero, hence
no current flow."' through th e operating coil of the relay. However in the case of
internal faul t (Figure 2.2 a) the differenceof curre nt (/. - 12 ) = 10 Amperes which
will result in relay op eration.
This sim plest protection scheme lacks stability because under very sensit ive
settings , the relay is liable to operate due to unbalance currents caused by differ-
ences in C.T . characteristics and C.T. saturat ion during heavy internal and external
faults. Hence the "per centage-biased different ial" scheme is used to overcome thi s
problem. T he bias feature of this relay is obtained by circulating the internal or
10
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external fault currents in an additional winding which exerts a restraining force on
t he relay armat ure. The basic circuit is shown in Figure 2.3. Normally, no current
flows in the operating coil during throug h-fault conditio ns. but due to impe rfect
matching of the C.T.s. some spill current may be present. This spill current will
flow in th e relay opera ting circuit but will not cause ma loperation unless the relay
operating bias setting rat io is exceeded. Thu s from Figure 2.3 a and neglecting th e
spring effect, th e relay ope rat ing force is;
the relay restraining force is;
Fn = [« I I; 12)N.
where; K "" a constant
No ==opera ting coil t urns
N. == restraining coil turns
and when the relay is on the verge of operation;
and finally
(2.4 )
(2.5 )
(2.6)
11-12 N.
"t" =No (2.7)
Equation (2.7) shows that the characteristic has a slope as determined by t he
ra tio orN.IN~ and the relay bias is defined as t he di fference current (I1-I2) divide d
by the mean circu lat ing current, which is fundamentally a constant rat io for a ll
current magnitudes. The operating characteristic is shown in Figu re 2.3 b.
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2.2 D iffer ent ial re laying for 3-phase power trans-
formers
The protection prov ided for II. power tr ansforme r depends to some exten t upo n the
size. rating and functional importance of the unit . For large units, high speed
protec tion is essential.
The percentage bias differential relaying princip le discussed in the previous sec-
tion can also be applied to protect t hree phase power t ransformers. The differential
protectio n system compares tile high voltage and low voltage currents , which are in
known relat ionship under heal thy operating condition s. It is for th iS reason, th at
t he transformer differential prot ection system is capable of detec t ing intert urn short
circuits since these change the effecti ve overall tr ansformation ra tio of t he power
tr ansformers.
Differential protectio n of a a-phase star/delta connecte d tra nsformer requires a
min imum of 6 curr ent transformers . These current trans formers have to be chosen
and connected prope rly to ensure th e correct operatio n of the differentia l relay [3].
Some of th e points that requ ire at te ntion are;
Tr ansformer ra tio : T he related currents of t he tra nsformer on the primary
and secondary sides will usually differ in inverse rati o of the voltages. The current
tra nsformer should therefore have prim ary rat ings to ma tch the rat ed currents of
t he tran sformer windings to which they are applied.
Trans for mer conne ction: for a star/delta connected transformer, balanced
three phase th rough-curren t suffers a phase-shift of 30 degrees , which must be cor-
rected in the C.T . secondary leads by appropriat e connection s of the C.T. secondary
windings.
14
Furt hermore, zero sequence curren t flowing on the star side of the power t rans-
former will not produce cu rrent outside the delta on th e othe r side. T he eliminati on
of the zero-sequence current from the star side of the transformer can be achieved
by connecting the C.T . in delta . Sim ilarly, the C.T . on the delta side of the t rans-
former must be connected in star in order to give the 30 degree phase shift. When
C.T.s are connected in delta, thei r secondary ratings must be reduced to 1{.J3 t imes
the secondary rating of the star connected C.T.s. Thi s is done so that the currents
outsi de the delt a may balan ce with t he secondary curre nts of t he utee connected
C.T .s.
The overall differential protection of star /delta power tran sformer showing line
currents under internal and exte rnal fault conditions is shown in Figure 2.4. Duri ng
int ernal fault (Fl); 1. =1&= 9.87 A and during an external fault (F2); 1. =h=3.29
A.
In protec ting power t ransformers equippe d with on-load ta p changing facili ties
th e overall differenti al protect ion must inco rporate a bias feat ure if a low fault
set ting and high operating speed are to be obtained. T he percen tage bias differential
protection connect ion for bot h two and t hree winding power transformer is shown
in Figure 2.5.
2.3 Differen tial re laying for 3-phase power trans-
formers w it h ha rmonic r estra int
When a power transformer is swit ched on, considerabl e amo unt of magnetiz ing in-
rush current is prod uced and flows only in the ene rgized wind ing. There fore this
inrush current appears as unbalance and superficially is no t distinguishable from
15
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Figu re 2.4: Rough-b alance system of transformer differential pro tect ion showing
relay current under inter nal and external faults [2J
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Figure 2.5: Biased differentia! protect ion for both two and three winding power
tr ansformers protection [2J . Note: 87 is a number used to rep resent differential
rela.y.
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internal fault current. The normal bias is not therefore effective under this con-
dit ion. Increase of the protect ion setting to a value which would avoid operat ion
of t he relay would make protect ion of litt le value. Fort unat ely, this inrush current
contains high harmonics especially the second harmonic. Hence this second har-
monic can be used for restrain t 141- The harmonic restraint differential relay can
only be achieved by the static relay or the digita l relay.
Various static circuits are available with different L-C (Inductor·Capaci tor) fil-
tering configurations for restra ining purposes. These filters are designed eithe r
to pass or to block certain harmonics during inrushes and internal faults. The
schematic diagram of the Weetlnghouae-mede harmonic restrai nt variable percent -
age biased different ial relays is shown in Fig 2.6. In this case, L-C filter s are used.
During inrush condition, t he second harmonic component is fed in the restrai ning
coil while the fundamental component is blocked. Whereas during an internal fault ,
t he second harmonic component is blocked while the fundamental is passed to the
opera ting coU I5).
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Chapter 3
Protection fe ature of 3-phase
power t r a nsform er
The protec tio n of power transformer is one of t he complex tasks for relay engineers
due to t he nonlinear behaviou r of the power tr ansformer. The nonlinear behaviour
such as magnetizing inr ush, overexcitation and current transformer sat ura t ion may
operate the differentia l relay resulting in false tr ipping of the circuit breake r. Hen ce
an understanding of t hese nonli neeritiea is of utmost importance.
3 .1 Magnetizing inrush co nd it ion
When a single phase transfo rme r is energized from the line , with its second ary open-
circuited, a steady sta le flux r/J which is normally in quadrature with th e supply
volta ge wave V is produced. T he nature of t his flux depends very much on such
factors as magnitude, polarity and the ra te of change of voltage at t he instant of
switc hing. For initia lly unmagnetized core, swi tching t he t ransformer at the peak
voltage as shown in Figure 3.1 a prod uces a flux wave ( magnetizing current) which
is phase shifted by 90 degrees and with amplit ude of ,pm. If, however, t he switch is
closed at voltage zero as shown in Figure 3.1 b, The flux wave reec bes tbe m aximum
19
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Figure 3.1: The effect or lIYfit.chins OD at 0 and 90 degree of 5upply voltage and
residual ftux (2)
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amplit ude of twice the the normal peak 2rPm. Similarly, if the core contain s some
residu al flux "R.the peak value of the flux will reach 2.J>m+ .pR lUI shown in Figur e
3.1 c.
The formation of the inrush cur rent can be explained from the excitation curve
as shown in Figure 3.2. The excitation curve is assumed to be made up of 2
str aight lines from 0 to S and from S to P. The inrush curren t 1 can be obtained
graph ically by en tering th e excitation curv-easp with the instantaneous flux values.
For example, pick a flux t/lxat 90 degrees of the flux waveform ~ and project this
value to t he excit ation curve and we obtain an instan taneous value of Ix . Similar ly,
other point s of the inrush waveform can be obtained . Digital simulation of inrush
current s for both the single and thr ee phase transformers had also been carried out
[6J.
Figure 3.3 shows the t rends in t ransformer design. As discussed in chapter 3.1,
magnetizing inru sh current depend s highly on the residual magneti zation in the
transfo rmer core. For the older type , this value would be around 1.4 WbJm'l and
for the newer typ e this value is around 1.8 Wb/m 'l. Thus the modern transforme r
tends to have more inru sh than the older tra nsformer. But the second harm onic
content does not necessarily increase in propor tion {7J.
Figure 3.4and Figure 3.5 show inrush current waveforms of a thr ee phase power
tran sform er. In all these waveforms, DC-componen t , fundame ntal plus other higher
order harmonics are present . The 2nd and 4th harmon ics are predominant.
The typical prcperbiee of inrush cur rents are;
- Contain high amplitudes and r.m.e values ( 10 to 20 times th e transformer
rat ed current (5])
22
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• Substa ntial distortion of the current waveshape due to the presence of higher
order harmonics
• Slow decaying current, in the case of a very large t ransformer, the time needed
to half the initial value may take as long as 0.5 second.
Figure 3.6 shows the inrush current waveform (phase A) for a 5 MVA power
transformer with its corresponding harmonic contents. In this case, the DC corn-
ponent decays very slowly and the second harmonic content is quite high. Figurc
3.7 shows the inrush current waveform (phase B) for a 5 MVA power t ransformer
with its corresponding harmonic contents. As in the case of phase A, the DC com-
ponent in phase B decays very slowly and the second harmonic content is quite
high. Figure 3.8 shows the inrush current waveform (phase C) for a 5 MVA power
transformer with its corresponding harmonic contents . DC component decays very
slowly but the second harmonic content of phase C is a lot smaller compared to
that of phase A and phase B.
3 .1.1 Relay so lution to inrush current problem
Since inrush current exists only on the source side of the trans former, this results in
a large differential current which may operate the relay accidentally. Fortunately,
since the inrush current contai ns a large percentage of second harmonic to Iunde-
mental, this second harmonic can be used to make the differentia l relay insensitive
to magnet izing inrush current . A typical st atic relay utilizing the harmonic re-
st raint is shown in Figure 2.6. The harmonic from the different ial current is filtered
out, rectified and added to the percentage restraint . Usually harmonic restraint
relay is also equipped with the insta ntaneous cvercurrent relay which is set at the
27
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maximum ant icipated inrush current. This is done to ensure the secure operat ion
of the relay even under heavy faults with current lran .Cormer sat urat ion. With
the advent of integra.ted circuit technology, more and more of these static relays
are being replaced by the digital relays which offer improved. speed of operation.
flexibility and low cost .
3 .2 Overexci t a t ion condition
Over excitation occurs due to the steady state increase of indu cti on in the cores
above the level of 1.6 ~ for contemp orary power tr ans formen . Such an increase
may be caused by the following;
1. .\ n increase of the 3-phase supply voltages
2. A decreeee of the supply frequency
3. M&1ope ration orthe tap changer device
4. Single phase short circuit close to tbe terminal of the star side.
Thie overexcitation condition is usually more severe due to the sharpe r curvature
in the magnetization characte rist ic of the modem tran sformer which is made or
steel.
During overexdtation condition , some amount of differential current flows which
will cause malope rat ion of the relay even when t here is no fault. As a general rule or
t humb, overexcitation of up to 40 %of the rat ed volta ge is allowed. However, ever-
exci tati on of greater t han 40 % will produce permanent damage to the tra nsformer
winding if it is not cleared quickly.
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3.2.1 Relay solution to ove re xcitation condition
It is well known that durin! overexci tation condition, a large percentage of firth
harmo nic to fundamenta1 i. present in the different ial current. Hence this fifth
harmo nic can be used a.sa restraint for overexcitation . Figure 3.9 shows th e current
waveform s of the 5 kVA power transformer (phase A) energized from 230 Volts and
300 Volts line voltages. The harmon ic contents of the above current waveform . are
also show n. Figure 3.9 d ebcwe the increase in th e magnitud e of the firth harm onic
as the su pply voltage is raise<!to 300 Volts . Figure 3.10 ehcws the cur rent waveform.
of the 5 kVA power transformer (phase B) energ ized with 230 Volts and 300 Volts
line voltages. The harmonic contents of the above current waveforms are aho
shown. Figure 3.10 d show. the increase in the magnit ude of the fifth harmonic as
the supply voltage is raised to 300 Volt!. Figure 3.11shows the curren t wevefcrm sef
the ~ kVA power trans former (phase C) energized with 230 Volts and 300 Volts line
voltages. The harmonic contents of the above current waveforms are also shown.
Figure 3.11 d Showl the increase in the magnitude of the fifth harmonic as the
supply voltage is raised to 300 Volts.
Hen ce, to properly preteet the transformer under overexcit ation condition, the
relay has to be equipped with the fifth barmonic restr aint . Percentage differential
charact eristic cur...c is a lso modified to provide proper operation under the cverex-
citat ion condit ion.
3.3 Saturation of current transformer
During heavy internal fault wit h high DC component, the C.T. will saturate . The
outpu t waveform of the , aturated C.T.is sbown in Figure 3.12.
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Typical harmonic components of the differential cur rent with C.T. saturation
are the fundamental, 3th, 5th and 7th .
A differential relay may operate on both the heavy internal and external faults
due to C.T. satur ation or C,T. mismatch. Ideally C.T. on both sides of the trans-
former should not saturate for extern al faults. However, due to the difference in
voltage levels, fault levels, turn ratios and makes, C.T . on one side may satu rate
causing spill current to flow in the operating coil resulting in unwanted operat ion.
Perfect matching of the C.T. on both sides of the transformer is not possible and
tap changing on the transformer will result in C.T. mismatch. This may result
in maloperation of the relay. This problem is usually corrected by providing per-
centage bias in the differential relay. Usually, instantaneous trippi ng is provided
(or heavy internal faults to ensure correct operation of the relay unde r heavy C.T.
satu ration.
Research towards the development of optical voltage and current transducers
are ongoing. These optical current transducers do not saturate as opposed to the
conventional C.T.s.
Chapter 4
Algorithms for 3-phase digital
power transformer protection
The following sections describe the various digital relaying algorithms for power
t ransformer protection. These algorithms have their own advantages as well as
disadvantages. Some of these algorithms require heavy computatio n whereas BOrne
et hers require less computation.
4.1 Review of various di gi t al r el aying algor it h ms
The desig n of a digital protection scheme for power transformer is a challenging task
for th e relay engineer. Th e design bas to conside r a ll the nonl inearities discussed
in chap te r 3.
Nume rous algorit hms for the detection of magnetizi ng inrush curre nt have been
developed by a number of au thors. These algorith ms vary in the met hod use d to
extract the fundamental and second harmonic components. All these algorithms
can be classified into three groups. The first group uses the Discrete Fourier T ran s-
form or other relat ed transform met hods. The second group uses lea!t square curve
fitti ng te chniq ue and the th ird group uses te chniques based on contro l theory and
37
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signal proc essing th eory. The following describ es some of the algorithms.
Sykes and Morrison [8] use the recurs ive band -pass filtering as follows:
(<1.1)
(4.2)
where,
11(z) a nd I~(z) are the z-trans form of bo t h the fundamental and second har-
monic components of the differential curren t h
Id(':) is the a-transform of the di fferential current.
The coefficients for the bandpass filter are derived based on th e 50 Hz and 100
Hz signals. The quan tity 1.(.:) represents th e "ope rate" signal and t he quanti ty
12(z) repr ese nts th e "restrain" signal. A trip signal is produced when t he "opera te"
signal is gre ate r than the "restrain" signal. T he only drawback of this algorit hm is
th at its res ponse to internal fault is very slow.
M efik , Dash a nd Hop e [9] use cross co rrelation methods with bot h sinuso idal
and square waves as follows:
Where ,
1 f. .. (2'( , »)S,,= N ,(;jlk"ln N ~ - l n
1 N 211'
C" = N(;ikcos (Jii (k -l )n)
I.. = 2JS;' + C~
(4.3)
(4.4)
(4.•1)
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ill is the k-th sam ple of the differential current.
S" , e n are the sinusoidal and ccsinuecidal , or odd and even components of th e
differen tial c ur rent.
1" is the magn itude of the n-t h harmonic comp onent of t he differential current .
N is the number of samples per window.
The sine and cos ine waves can also be replaced by odd and even squa re waves.
If the ratio of the magnitudes of 1,/1\ is grea ter than a certain threshold t hen
an inrush is declared , else a fault is declared . The response of this algorithm to
internal fault is around one cycle. The only d rawback of this algorithm is that it
requires conside rable amount of multip lication s and additions which take a lot of
computation t ime.
Leeson, Flechsig and Schweitzer [10] use the finite impulse response (F IR)
filter method as follows:
(4.6)
(4.7)
(4.6 )
(4 .9)
(4 .10)
Where ,
8\ , Ct. 8 2 and C2 are sine and cosine coe fficient s of both the fundament a.l a.nd
second harmonics, respectively.
i", is the k-th sample of the differe ntial cu rr ent
I" is the magnitude of the n-th harmonic of the differential current.
'0
This algorithm works Ior 8 samples data window on ly. However it can be easily
modified to work for any other data window. Th is algorit hm requires less compu-
tation since it involves only additions and subt ractions. The response time of this
algorithm to in ternal fault is around one cycle.
Thorp and Phadke (t l ) use the Discrete Fourier Tra nsfor m (OFT) method
as follows:
1,,= .!..f:ilreJll:J&1
N ,l:=oO
ei • = COJq, + j $inq,
(4.11)
(U 2)
Where,
i. is the k-th sam ple of the different ial cu rre nt
N is the Dumber of samples per window
1. is magnit ude of tbe n-th harmon ic com ponen t of tbe differential current .
Th is algorithm can beused for both 8 and 16 samples data window. T he dra w-
back of this algorith m i. th at it involves considerable Im/)uot of multiplicat ions.
The response time of this algorithm to inte rn al fauh is around one cycle.
Rahman and n ash [12) use the OFT obtained from rectangular Fourie r
Transform as follows:
51=5;" -i~- ~3'; (4.13)
C1 = c;+~~ - kV; (4.l' )
52= 5;' (4.15)
C2 = G; (U 6)
55=5;' (4.l7)
Cs = c; (4.l 8)
N-l . 2lfkn
s; = t; i/rsignfsm{/iT»
_ N_l 2lfkn
en= (; i/rsi,qn(cos(JiT»
sign(Yl -= Wi forY",O
sign(Y) = 0 {or Y = a
In= ";S~+q
Where ,
Sn and en are sinusoidal and cosinusoidal of differential current.
Inis the n-th harmonic component of the differential current.
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(4.19)
(4.20)
(4.21)
This algori thm generates the Fourier coeffficients by addition and subt raction
routines only. T ime consuming multiplication and division are absent. The response
t ime of this algorithm to internal fault is around one cycle.
Degens [13] uses the least squ are curve fittin g technique as follows:
The differential current is decomposed into a Fourier series . Samples of the
differential current are taken during inrush condition.
LetA.X=Y
where .
Y is the vector of the samples of the differential current.
X is t he vector of the coefficient of the Fourier series of the differential current
(sinusoidal and cosinusoidal components).
A is matri x of the sinusoidal and cosinusoidal functions of the Fourier series.
Then ,
x ~ ((AT.At' AT).y = B.Y (4.22)
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Where, AT is the transpose of mat rix A.
The entries of mat rix B arc the filter coefficients needed to isolate the frequency
component of t he differential current .
The response time of this algorithm to internal fault is also around one cycle.
Thorp an d Pb adke [14] use the voltage rest raint techn ique as follow:
(4.23)
where:
Vp is the primary voltage .
(v") ,, is the k-th sample of the primary voltage.
If v" is grea ter than Vo (a threshold voltage) then the relay is restr ained from
tripping, else fault is declared and trip eigual is sent . T his algorithm requires t he
sampling of voltage rath er tha n current . This means that a potential t ransformer
has to be provided to step down the high voltage of t he transfo rmer. Usually
large power transformers have & built-in current trans formers but not potential
transfo rmers. Because of t his reason, this algorithm is less att ractive for actua l
impleme ntation.
T ho rp and Phadke [l SI use the nux restraint techn ique as described in the
following equat ion:
where,
¢litis the k-th sam ple of the flux.
Vp(lt ) is the k-t h samp le of t he primar y volt age.
'3
iPri-j is the k-tb sample of the primary current,
T he above equ at ion is buica.lly an approximate solution to the differen tial equ...
(too
til = V -L~
dl dt (4.2S)
Trip or no-trip decision is declared depending on the position of the 'It and h
in the flux-differential cur rent plane. Th is algorithm requires the sampling of both
the current and voltage. Hence it is not att ractive (or act ual implementat ion.
Murty and Smolinsk i (t 6} use the Kalman filter technique as follows:
In order to obtain up to :ith harmonic ccmpcne nt of the signal, an eleven state
Kalman filter is used. State space model of the signal lo he estima ted is required.
Kalman filters which recursively estimate the new values of the sta te variables ate
as follows:
('.2<;)
('.27)
Where,
X" is the est imate of n )( 1 process state vecto r at tim e h .
X" is the init ial state estimate.
KI<is the Kalman filt er gain at time fir '
lflk is the n x n state transitio n matrix .
Zk is the m x I vecto r measurement at time f • •
H. is the m x n mat rix giving the noiseless connect ion bet ween the measurement
and state vector.
The harmonic components hi (RMS) ate then given by:
Where,
i= 1,2,
ho =X~(2n + 1)
(4.28)
(4.29)
The response time of this algorithm ttl internal fault is much faster than all t he
above algorithms . It is in the order of ! cycle.
In addition to the aforementioned algorithms , recently a new algo rithm based
on an equivalent circuit composed of inverse inductance is proposed (17}. T he re-
sponse t ime of this algorithm to internal fault is around t cycle. The only drawback
is tha.t it requ ires the sampling of both cur rent and volt age. Furthermore the pro-
posed me thod can not be applied for tb e protection of 3-phase delta -wye connected
t ransformers.
Extensi ve analyses and comparison on the suitability of t hese algorit hms for
transfo rmer protection were also carried out by Rahman and Jeyasurya [IS} and
Habib and Marin [19]. Based on the results of their analyses, they proposed that
t he percentage differential plus OFT technique gives the optimal solution . T he next
section describes the DFT in more detail.
4.2 Discrete Fourier Transform (D F T )
Ramamo orty (20) was one of the first aut hors to propose that the fundamen tal
voltage or current can be obta ined from the fault trans ient s by correlating the
stored samp les of re ference sine a.nd cosine waves.
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Any periodic waveform [(t) having a finite number of disco ntinuities in th e
interval (OtT) can be modelled in this interval as a Fourier series .
I(t) =?f +~(CkCOs{kwt) + Sksin(kw!)) (4.30)
Where:
~ = f foTI (t)dt
5" = ~ loT f(t)sin(kwt )dt
C" = ¥foT f (t)C03(kwl)dt
(4.31)
(4.32)
(4.33)
40 is the average value (DC component) and 5", C. are t he sine and cosine
compo nents of -he Four ier coefficients. If the waveform is samp led at equispaced
interval of time t j , spaced At apart, so t hat there are N = t sam ples , then 5" and
C" exp ressions can be written as:
(4.34)
(4.35)
In the case of tran sformer protect ion, X(lJ) represe nts th e sampl ed curre nt
signal. For 16 samples per cycle data window, 16 Fourie r coefficients of both sine
and cosine terms will have an array of dimens ion 16 x 16. Table 4.1 shows the
system matrix for the sine coefficient. Similarly Table 4.2 shows the system mat rix
for th~ cosine coefficient . From this system mat rix, the a m plitude of each harmonics
can be found as follow:
(4.36)
Wh ere: FI: = Fourier coefficient! and k =1 ,2.....N.
<6
2.11" .1.1 2 .11".2.1 ( 2.71" .16.1
sin ( - 1-6 -) sin ( \6) " .. , . sin -1-6- )
si n ( 2 .11".\.2 ) sin ( 2 .11" .2.2) . . s in (~2)
16 16 16
si n (2.:~5) s in ( 2.11".2.15 ) sin (2 .71" .16.li
16 16 16
sin (2.11" .1.16 ) sin ( 2 .11" .2.16 ) sin (2 .7I" . 1 6 . 1~
16 16 16
Table 4.1: 16x16 matrix of the sine coefficient
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2.1T.1. 1 ( 2.11".2. 1 ) 2.1T.16 .1
co s (-1-6 - ) cos c os ( -1-6 - )
16
cos
( 2.1T.1.2)
cos
( 2.1T.2.2 ) c os ( 2 .1T.16 .2)
16 16 16
cos
(2..:1T.1.15) cos (2.1T.2. 15 ) c os (2.1T . 16 .1~
16 16 16
cos
(2.:1T.1.16 ) co s (2.11".2.16 ) cos (2.1T . 1 6. 1~
16 16 16
Table4.2: 16:dC matrix of the cosine coeffici ent
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In the above equation, PI and F2 represent the fundamental and second har-
monic of the waveform , respect ively, In t he C<\Sf of ma gnetizing inrush the rat io of
F1 to F1 is usually higher than 25 %. wbercee during an internal rault this rati o
reduces to below 25 %. The frequency response (fundamental , second and fifth
harmonic ) of the DFT is also compute d and plcue d as shown in Figure 4.1.
From Figure 4.1. it is clear that for 16 samples per 60 Hz, the DFT is CApable
of ext racting the fundamental, second and fifth harmonic components.
Since OFT is computationally more complex than any other algorit hms, it will
be used to test the design relay. T he implementation and test result of the OF T
algori th m for the ext ract ion of current harmonics will be shown in the subsequent
chapt er. Note that it will be an easy task to replace this OFT with any oth er
algorithms .
.9
j 0.:1i\} .
-e o·'ii
] 0 ' 1/:; . \
J0:1 _ \);·Y~~
o 2 6 8
(a) Normalized Frequency
(b) Normalized Frequency
B .
(c) Normalized Frequency
Figur~ 4.1: Frequeney respons e of the OFT: (a) fundament al, (b) second bar-
monic. (e) firth harmonic.
Chapter 5
Design of prototype
microprocessor-based relay for
power transformer
The comp lete design of the stand alone prototype digital differenti al relay is de-
scribed fully in the following sections. The prototype relay hardware consists of
the data acqu isitio n board and the digital processing board ·,Yhich is baaed on the
TMS320E1 5 signal processor. The relay software is also designed using an modular
approach where each protection function is implemented as a s(;~·:.rate subroutine
(211 ·
5 .1 Percentage differential and gro u nd fault p ro-
tection
Pr inciples of differential protection of transformers are well documented 122J. A
typical percentage differential characteristic (PDC) which is used for power trans-
former protection is shown in Figure 5.1.
The threshold Coshould be selected based on the magnitude or the magnetizing
current , and the differential current resulting from the on-load tap-changing during
.\0
Co = 0.2 pu
CO = 0.3 pu
C. = 0.25
Tripping zone Slope of C~
Restraining zone
Figure ~.l. Percentage differential characteristic.
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normal loadin g conditions of the transfo rmer . During overexcitation cond itions the
threshold Co should be increased to C~ in order to prevent relay maloperetlcn . The
slope (en of the PDC should be adjusted to make th e di fferent ial relay insensitive
to t ransformer ta p-changing, C.T. saturation and rat io errors du ring th rough-faul t
conditions . In addit ion t he relay should also be equipped with a eeccnd-harmonic
restraint for inrush currents and a fift h-harmon ic restrain t Ior overexcitation can -
di tion .
The sensit ivity of the d ifferential protection is somewhat limit ed for ground
faults, due to the magnitud e of ground fault impedance . Sensitive protection for
grou nd faults can be obtained by providing a separate primary and secondary
ground fault prote ctio n.
In order to design the digita l rela y with the above feature s, it is require d to
calcu late t he differen tial. throu gh and ground fault currents (16). From Figure 5.2
the different ial currents are:
i4b(t ) = i1b(l) - [i2b(l ) - i2~(t)ln2/nl
id.(t) = il. (t) - [i2.(t ) - i20{t) )n2/nl
the through-currents are:
i1b(t) = (iu(l) + [i20(t) - i2~ (t )Jn2/nl } /2
i ,.(I) = {il.(t) + (i2.( t ) - i26{t)Jn2/nd/2
(5.1)
(5.2)
(5.3)
(5.4)
(5.5)
(5.6)
TRIP
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and the ground fault currents are:
('.7)
(' .8)
where n2/nt is the turn s rat io of the transformer.
The main signal proce.ssingrequired for a digital transformer protective relay
is the calculation of fundamental and harmonic components of the above current
signals. There are many digital relay algorithms available for this purpose. In this
work an algorithm based on the Discrete Fourier Transform (DFT) is used [23,241.
When the recursive version of the DFT [24J is used, the algorithm worked well
in the digital simulat ion, but when implemented, it showed convergence problema
during very low lignal m~nitudes (overexcitat ion and high impedance faulb) due
to quantization errors. Hence, the direct implementat ion of the DFT is used And
it is brieRy described here. Consider a sampled signal (sampling period T) , .:(k),
at k-th instan t (t ime e "'" kT ), the Fourier sine and cosine component! of an n-th
harmonic component are given as follows:
('.9)
IU D)
and the squared magnitude of the n-th harmonic component at any time instant is
given by:
h~ = FS~ +FC~ lUI)
where h.. is the nil, harmonic component and N il the number of samples in one
fundamental cycle (N = 16 is used in the present design). The square magnit ude
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is used instead of the square root to avoid error caused by truncat ion at low signal
magnitude .
In order to provide io.secure harmon ic rest raint funct ion for inrush and overe xci-
raucn conditio ns, t he harmoni c compo nents of all th ree phases (on ly the d ifferenti al
cu rrents) a re combined as follows:
ID~ = (Ia:. n +Idl,, +Id~n ) ' n=1,2and 5 (5. 12)
where Id"". Id6n and Iden are the 1111. harmonic components of the three different ial
curr ents and I D.. is t he nIh harmonic component of the combined differential cur -
rent. The relay software, given in a subsequent section , Cully describes the actual
implement ation of the percentage differential and the ground fault prote ction.
5. 1. 1 Sel ec ti on of t h res ho ld setting
From Figure 5.2, the shunt resistor of the current tr ansformer on the primary side
(R,) of the transformer is related to the shunt resistor of the current t ransformer
on the secondary side (R. ) by the following equation:
(5 .13)
In this parti cular design, the shunt resistors on the pr imary side (R,) is chosen to
be 0.05 Ohm. Thi s corresponds to approxima tely 10 P.U. or worst case current that
is allowed to flow and the shunt resistors on the secondary side (R. ) is calculat ed
from equation (5.13) to be 0.07 Ohm.
In order to protect as many inter-turn fault s as possible, the relay has to have a
low current sett ing, and moderate percentage restrai nt . To make the relay operate
for all single turn faults, the current has to be set a t approximate ly 20 % of the
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transformer rated current and the percentage restraint should be only so high as to
cover C.T. mismatch in the whole range of the tap changing device. From Figure
5.1, t he cur rent for Co is set at 20 %, Co is set at 30 % and the slope for G1 is set
at 25 %. The pick up level of ground current CG is set at 10 %. I PU2 is equal to
32736 in the 16 bit repr esentation in Tl\ IS320E15.
5.1.2 Sign al processing and ca libration
The seven cur rents (1t" , 116• I I.:,12" , 126, 12<. 12, ) are entered into the data acquisi-
tion system via the seve n current tra nsformers. They are then filtered . samp led
and converted to 12-bit two's complement binary numbers which are read. into the
TMS320E15 digital signa l processor.
Since t he 12 bit AI D converte r has 212 "" 4096 codes in bina ry two's comple-
ment form, the change of the least significant bit repre-ents a cha nge in voltage of
20Vl4096 =4.88mv for a ± 10V inpu t configura tion. T his qua ntizatio n erro r will
appear in th e primary side of the transformer as 4.SSm VI O.050hm =97 rnA, which
is quite negligible compared to 12.5 A or the fated primary curre nt.
Since th e shunt resistance of the primary side is chosen to be 0.05 ohm, t he
maximum per unit cu rrent t ha.t is allowed to flow in the primary withou t causing
saturation of the AID is:
o .~~~m =200A,.~.t =141.4An ...
the rated primary current of t he transformer is 1 PU "" 12.5 A r ", ,, hence
M azim um PU = H1. 4A r",. =11.3PU
12.5A.""
where,
15.14)
(5.15)
IPU = 12.5 ' y:' 0.05 • 2048 _ I8l
IPU J =lSI 2 =32761
Table 5.1 shows the values of the relay setting s Cor the samp le design.
5.2 D igital relay hardware design
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(5.16)
(5.17)
The overali labor...tory test set -up is shown in Figure 5.2. A 3·pbase transformer
wit h A/V connection is chosen. Seven C.T .s are used, three Cor the primary cur-
rents, t hree Cor the seconda.rycurrents and ODe for the secondary to ground current .
A t riac-controlled circuit brea ker (C.B.) is used Cor t ripping . The circuit beeeker
has a built- in opti cal isolat ion between power and control circuits which provides
complete isolation. and the b~aker can operate within one half cycle. The circuit
schematic of the circuit breaker is shown in Figure 5.3.
The digital relay hardware consists or two different board s. name ly, the da ta ac-
quisition board (DAB) and the digital processing board (OPB). Th e DAB consist.
of seven identical circuit. each having a scaling circuit , a sixth order Chebyshev
an ti-aliasing filte r (LPF) and a sample-and-h.old (S/ H) circuit. Th ese seven ene -
log signals are then mult iplexed (MPX) and the out put of the MPX is connected
to the AI D converter which is on the OPB . The DPB consists or a TMS320E15
digital signal processor, an AI D converter, digital 1/ 0 ports and a. sampling clock
generator. T he detail s of the above are given in the' following sections.
ver-recl e s rtn-esnc !u val ues I
PU Dec i nel re~er~astJe~Ct~mlat~n !
-ecr-esent arecn
Co 0 .2 36 .2 $ 2'
C~ 0 .3 54 .3 $36
CI 0 ,25 45 . 3 $ '0
Cgt o I 18.1 $ I'
C2 0 . 177 32 . 0 $ 20
C5 0 .125 22 .6 $ 16
! var lao les t nr-esno t c 'ta llies
I PU' Dec rea! aexeoecime lr-ecr-esentertcn eecr esente itc n
I Co' 0 .04 1310.4 $ 51E
I 0'02 0 .09 2948 .5 s 684
CI' 0 . 0525 2047 ,5 $ 7FF
Cg, ' 0 .0 1 32 7 .6 $ 147
c7 0 .0 3 13 1025 . 4 $ 401
C52 0 . 0156 .511..1 $ IFF
Table 5.1: Setc.cg of various threshold used in the sample design
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5.2 .1 Data Acquisition Board
The detailed circuit diagra m of the data acquisition board is shown in Figure 5.4.
Since t he data acquisit io n boar d has seven identic al circuits, only two of t hem
are shown in deta il.
5 .2 .2 Analog Scaling Circuit
Analog scaling circui t is used to scale t he C.T. ·s outpu t signal to beco mp atible with
th e AIDconverter input volt age a nd also to t rim any gain er rors between cha nnels
ca used eithe r by t he C.T. sh unt resistor misma tch or by the gain m ismatch of the
LPFs. Figure 5.4 shows th e analog scaling circuit which utilizes quad operat ional
a mplifier (LM324AN) and is configured in non-inverting mode. The gain of the
a mp lifier is given as follows:
~= l +§
V; R,
T he voltage gain of the am plifier ca n be varied by adjusting R2•
5 .2 .3 Anti-Aliealng Filter
(5.18)
If t he analog signal cannot be samp led at a rate higher than t he Nyq uist sam pling
frequency (t wice t he highest freque ncy component in the sign a l) , an error termed as
a liasing willoccur . Aliasing error occ urs due to the fact that the samp led signa l may
con tain low frequency com ponents that are not present in t he signal, The aliasing
p roblem can be mi nimized by using an analog low-pass prefilter; the p refilter shou ld
reject all frequency components beyo nd 1./2,where f. is the samp ling frequency.
Since the relay logic utilizes up to fifth-harmonic component of the current signals,
t he prefilte r should pass a ll frequen cy components up to fift h- harmo nic (300 Hz).
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Based on the time required for comput ation s and othe r conside rat ions . a "-mpHng
freq uency of 960 Hz i. chosen . T he design of the ILllli.aliuing filter is given belee.
From Figure 5.5. the parameters A...A~ , f " and J.are predeter mined . Then (!, and
(!, are computed as follows:
(5 .19)
(5.20)
th e orde r of th e filter is given as:
(5.21)
Hence a filter of order 6 is required to achieve t he desired frequency response.
The resistors and capaci tors values are then calculat ed {25). The circu it diagram
corresponding to the final design of the sixth-order low·pass Chebyshev filter is
sbown in Figure 5.6.
The filter consist. of t hree ca.sca.ded. biqua.drat ic se<:tions . Each filter section i.
a low-pass filte r whose general transfer funct ion is determined u described in the
following;
By volt age divid er rule;
-'-
\-'iii = skc~ R V
V;,; = I + ~SC2
By Kirchoff's current law applied at point V
(5.22)
(5.23)
(5.2' )
A,=-3 dB
A,=-30dB
1,=400Hz
1,=500 Hz
Figure 5.5: Frequency resp onse requirement for low p BSS Blter
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e ll
Cl1 -= 1. 0158 uF
Ct2 '" O.lObb uF
C21 .. 1. 38 74 uF
C22 '" 0 . 196 uF
C31 '" 3 .7923 uF
C32 = 0 .0442 uF
Pigu re 5.6. Cir cuit di agram of th e ant i-alias ing filt er (LP F) .
~
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SCI(V - \1;;;) + 1 :~~~2 = lrI;; V (5.25)
V(~+ -1:~SC2 +SCd- j -SCIVi;; =O (5.26)
Combine equation (5.23) and equatio n (5.26) to obtain:
V;;;(l + RSC1)(~+ I +S~~C2 +SCd - SCIVi; =.!ff
Vii 1
~= R(SC1 +S2RC1C2+SC2+WJFi SCI)
The trans fer funct ion is then:
The transfer function of the three stages are as follows:
(5.27)
(5.28)
(5.29)
G,(.) 1I~(7.1 77 x 10- 7 ) +09(1.4 13x 10- 3) + 1
1
o9~ (2 .719 x 10- 7) +09 (3.920 X 1O~3) +1
1
112(1.676 x 10-7 ) +09(8.840 X 10- 5 ) + I
(5.30)
T he overall tr ansfer function of the filter (Vo(II)/ V;,(II)) is the product of the
three individual trans fer functions 0 1(,,), O2(11 ), and 03(11 ) resulting in a six th order
system . The three pairs of complex roots are calculated as:
for the first stage: -0.2647 +i 2.4327 and -0.2647 - j 2,4327
for the second stage: -0.7232+j 1.7790 and -0.7232 - j 1.7790
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for the third Btage: -0.9855 + j 0.6508 a nd -0.9855 - j 0.6508
Since all the roots lie in the lert hand side of the complex plane, this filter is
stable. The frequency response of the filter is shown in Figure 5.7.
It is clear from Figure 5,7 tha t the amp litude gain is almost unity from 0 to 360
Hz and t he frequency components above 480 Hz arc sufficiently attenuated. The
phase is also linear in the pass-band . The filter input and output signals are shown
in Figure 5.8,
There exists a delay of approximately 2 msec. between the input and output
signals. This delay can be furthe r reduced by increasing the sampling rate. How-
ever, this metho d reduces the time available for computation. T he first pulse of the
output signal is attenuated beceuee of the difficulty in choosing the exact values of
the required capac itors in the laboratory . Thi s slight atten ua.tion, however d id not
affect th e relay operation .
5.2.4 Sample-and-Hold Circuit
To achieve simulta neous sampling of all the seven current signals, seven S/Hs
(LF398) were used and these are shown in Figure 5.4. The LF398 holds the analog
input signal constant during the AID conve rsion to avoid any conversion errors due
to rapid fluctuati on in the input signal. The hold capacitor is 1000 pF , polystyrene
type, wh ich provides fast acquisit ion time. The de offset of the SIHcan be adjusted
by a voltage divider circuit connected to t he offset pin of the LF398. The acquisi-
tion time of the SIH is around 4 Jlsee. The SIH pin of the LF398 is connected to
the outp ut of the sampling clock generator which generates a 50% duty eycle square
wave of per iod 1.04166 msee. (960 Hz). During the 'high' sta te of the sampling
200 400 6 00 800 1000
Fr-equen c y (Hz )
(a) Amplitude response.
1.21 1
~ . r .1. ::::1~ 0 .6 j \ , ,. ..J
c, 0.4 1~ ..J .. .J
!i : \ ' J0.:r , :\1 i · ··
1
o
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Figure 5.7 : Frequency response of the filter . (a) Amplitude response. (b) Phase
response
5 msee
Figu re S.B: Input and output signals of the LPF : Inrush condition
68
69
clock, the SIR is put in the 'sample' mode and when the clock changes to 'low' state,
the SIH holds the sampled data. Since the 5/H pins of all the seven S/ Hs are t ied
to the samp ling clock. simultaneous sampling of all the seven signals is achieved.
Figure 5.9 shows the input and out put waveforms of one sample-and-hold.
5 .2 .5 Analog M ul t ipl exer
The connection of the analog multiplexer (MP X) is shown in Figure 5.4. The
HI·508 is an eight channel single-ended CA-tOS analog multiplex er. It has a fast
eccess time of 250 usee. fast sett ling t ime of 600 nsec. and the break-before-make
switching featur e elimi nates the chance of channel corruption. The three digital
control lines Ao,AI. and A2 are software contr olled and they are interfaced directly
to the digital outpu t port of the digital processing board (DPB) .
The overall design of the data acquisition board is shown in Figure S.lO.
5.2.6 Di git al P rocess ing Board
The detailed circuit diagram of the digital processin g board (DPB) is given in
Figure 5.11
The heart of the DPB is a single-chip digita l signal processor (TMS320E15) {26].
TMS320 family of signal processors utilizes a modified Harvard archite cture for
speed and flexibility. Pipelined multiply, accumulate and data shift operat ions can
be executed in two instruct ion cycles (400 neec.] which makes it very at tractive for
digit al signal processing applic ations. If a general purpose microprocessor is chosen,
it would require a complex hardware with multiple microprocessors to implement
the treueforme r pro tect ive relay. In addit ion to that, the TMS320E15 processor
cost only seventy dollars . This pr ice is significantly lower if bulk quanti ties are
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Figure 5.9: Input and output signals of the sample-end-hold. (Inpu t and output
signals are level shifted)
Figure 5.10: Detailed circui t schema tic orthe da ta ec qulelelon boar d (D AB)
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purchased. T h is cost is also exp ected to be lower in the next few years. Both t he
data acqui sition board and the di,:"ital processor board can be built for the cost
of only a few hundred dollars . In the case of mass production , t his cost can be
£urther reduce d. A sim ilar static or electromechanical relay coun terpart costs a few
thousand dollars. The TMS320E15 has an on-chip program memory (EP ROM)
of 4k words and a data memory (RAM) of 256 words, which are quite sufficient
to implement the transformer protec tiv e relay; n') exte rn al memory int erfacing is
used. The TMS320E15 is interfaced with a digital output port (U:;t).D I to D3 bits
of U2 provide the channe l address for the analog multiplexer , bit-De is used to clear
the interru pt generat ing latch (U5) , bit-De is used to control th e AID converter
operation (R/C), bit·De is used to send the trip signal to the circuit breaker, and
bits D~ and D7 are available for any futu re use. The DP B is also interfaced with a
12·bit AID converter (U7 ) . The AID converter control logic is no t fast enough to
be directly interfaced with the TMS320. hence it is connected through a tr i-state
buffer (U3• U~) . The AIDconverter outpu t is in offset binary form and the TMS320
works with 2's complement numbers, hence the bit-Du of the AID converter is
complemented to ohtain the output in 2', complement representation . Since the
AI D converter has only 12·bit resolution, the remaining four bits (B] to B~ of U3 )
can be used as a digita l input port for future expansion . The chip select (Ci) for
the input port (U3,U-4) is tied to the 15EN and the chip select~ for the output
port (U1) is t ied to the WE. This does 1I0t create any conflict because only one
input port and one output port are used in the design. The clock generat or circuit
generates a square wave of frequency 15.36 kHz and it is divided by 16 using a 4-bi t
counte r (Us) to obtain a square wave of frequency 960 Hz (samplin g clock).
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The timing diagram of the relay hardware is shown in Figure 5.12.
W hen the samp ling clock (F. ) changea to low stale, th e I NT lin e also cha nges to
low state inte rrupting the processor. At this inst ant the s/H line is low which put
the sampled signal in 'HOLD' mode. The software then sends a pulse of duration
thrl (50 nsec.] to the R(C line of the AIDconverter and the multiplexer is eet to
select the first channel. Conversion is now init iated. 200 nsec, later, the STS line
of the AID converter goes to high state indicating that conversion is in progress.
25 usee. la ter, the STS line lin e goes low to indicate that the conversion of th e first
channel is done. Since the STS line is connected to BlO line of the TMS320E15,
the software ju mps out of the loop and start inp utting the converted signal to the
memory. When this process is done, the software sends another short pulse to the
R/eline to initiate conversion of the channel. This process is the n repeated until
all t he 7 signals are inputted to memory. Once this is done, the software then
proceeds to process the raw da ta. If a decision to trip is declared, the software
sends a logic "high" to trip the circuit breaker and waits unt il a reset butt on is
pushed . If no-trip decision is declared , the software re turns and waits for another
interrup t at the next falling edge of the sampling clock.
Th e input (IN) and output (OUT) instr ud ions tim ing diagram is shown in
Figure 5.13.
DEN goes low only when IN inst ruction is executed, similarly the W"E goes
low when out instruction is executed. The DEN line is connected to the chip select
line (G) of the input port (U3 , U4 ) and the WE line is connected to the chip select
line (DS.) of the outpu t port (U2). Since only one input and one outpu t port are
used in the design, th is connection is pouib :e . No ext ra logic for I/O decode is
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required.
T he design and calculation of the reset time is shown in Appendix A.
5.3 Digital relay software design
The relay software consists of one main program which ca lls four ot her sub routines.
The flow chart of t he main program is given in Figure 5.14.
The flow chart of the subroutine to compute the harmonics of the differenti al
cur rent using DFT is shown in Figure 5.15.
T he flow chart of the subroutine to compute the percentage di fferential eharac-
teristic is shown in Figure 5.16.
The flow chart of the subrou tine (or ground protection is show n in Fig ure 5.17.
T he relay software starts by initializing all the variables. The circuit breaker
is dosed by sending a logic 'h igh' t hrough the bit-Ds of the output port (U2 ) . At
the falling edge of the sampling dock the sampled current signals are held and at
the same t ime the TNT pin of VI goes 'low' which in turn interrupts the processor .
One of t he MPX channels is selected by sendi ng an appropriate address through
t he d igital output port. Until now the AID converter is in read mode, and a logic
'low' is sent to the RIc pin of the AID converter to initiate conversio n of the
selected chann el. At t he end of conversion (around 22 psec.), the STS line or the
AID conver ter which is connected to t he BID line or t he processo r goes 'low' and
the processor then reads the converted da ta. When all the seven signals have been
read, the d ifferentia l. thro ugh and grou nd Iault currents (equations (5.1) to (5.3))
are calculated. Then. the instantaneous threshold is checked '\S follows: if anyone
of t he differential currents exceeds an instantaneous thresho ld, O;j (0; 1= 10 PU is
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78
79
r-eceat 2 times
f Gr seco nd 5: f 1f tn
harmonics
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used), and stays for two consecutive samples then a trip signal is sent ; else, the
program proceeds. A subroutine which is based on th e DFT [see Appendix Eo) is
then call ed to compu te the fundamental (1~I ' JIllI and / a:l) ' second (1~2 ' J42 and
I tt:,) an d fift h-harmonic (l~8./crlt5 and ltf'ldl) components of the three differential
currents, fundamental components (1t~ l' n~1 and It~I) of the three through-currents
and fundamental (/ ?gt,li,l) and second-harmonic (Ii,l' li,2) components of each
ground fault current. Then the combined harmonic components ( 11J~, I D~ , and
1Dn are calculated using eqn.(5.12).
All the computed harm onic components are stored in the data memory and
the second harmonic restr aint is checked as follows: if C? x 1D~ exceeds JD? (C~
= 0.1767, 17,67% t hreshold) an inr ush condi tion is declared, then the program
branches to the ground relay; else, the overexcitation condition is checked. The
presence of a fifth- harmo nic component in the differential current, which indicates
overexcueu oc, is checked as follows: if Cl x lDiexceeds 1m (Cs =0.125, 12.5%
thre shold), then an overexcit at ion condit ion is declared and the uppe r pick-up value
(C6') is selected ; else, the lower value (C6) is selected. Then , using t he fundamental
components of the differential and through-curr ents the PDC (shown in Figure 5.1)
is checked . The PDe is cheeked thre e times, once for each phas e. If tripping is
declared, then t he fault count er of tha t per tlcular phase is incremented ; else, it
is reset . The program then proceeds to check for th e presence of any prima ry
or second ary ground faul t . In addition to the level rest rain t 2- eeccnd-harmonic
restraint (8.8% threshold ) is also used for both the ground rela ys. The reason for
using the harmonic restraint is that the ground relay is found to operate when
the C.T .s sat urate duri ng inrush and th rough fault cond itions. During I\. t hrough-
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fault, a large second and higher order har monica are present in the ground fault
current , whereas during ground fau lt of eit her primary or secondary, the second
and higher order harmonics are very low. Hence with this harmonic restrai nt , the
ground relay is able to differentiate between a through-fault and a ground fault.
T he sensitivity of the ground rela y, then. can be adj usted as desired by varying
the pick-up value e" (0, ,=0.1 PU is used). If a ground fault is declared, then the
program increments the corresponding fault counter; else, it is reset . Finally the
program checks all the fault counte rs (differential e.b,c phases, and the primary
and secondary ground faults). If anyone of the fault counter exceeds its th reshold
value, T,J (Td=l for the different ial relay and Td=5 for the ground relay), then a
trip signal is sent to the circuit breaker, else, the program return s and waits for the
next interrupt. !£ a trip signal is sent, the n the program waits in a loop unti l the
reset button is pressed by the user to restart the relay software. The entire software
occupied around l k words of program memory and 220 words of data memory. The
worst case execution time of the software (including data acquisition time of 200
psec.) is around 750 psec. which is well within one sampling period (T= l.04 166
meec.].
Debugging of the relay software wascarried out using the TMS320EVM evalua-
t ion modu le 127]and the AIB analog interface board [28J. The TMS320EVM board
is interfaced to an IBM·PC through the serial port. The relay software is written
in TI·TMS3201O assembly language. It is thcn downloaded from the IBM-PC to
the TMS320EVM t brough the seria.l port. Once the performance of the software
is correctly confirmed, the software is burned into the on-chip memory (EP ROM)
of the TMS320E15. For stand -alone operation . this EPROM is then transferred to
the prototype relay board.
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Chapter 6
Real-time test results of the
prototype relay
Various types of tests were conducted on the prototype digital relay in the labo-
ratory over a three-month per iod. The relay correctly identified all the faults tha t
were applied Andnever maloperated [29J. The TMS320El5 does not have enough
memory (RAM) to store a large number of real-time data samples and test results,
Hence, Ior the purpose of plotting the results at each sample, the OPB was dis-
connected from the relay hardware and the TMS320EVM and AlB hardware were
used instead. At each sample the differential current signals, ground Cault current
signals, and calculated harmonic components were stored in the program memory
of tbe TMS32010(EVM). These results were the n up-loaded to an IBM·PC using
the crosstalk communication software (or further elf-line analysis.
The test procedur e is described in Appendix C. Some of the tests that were
conducted are:
• Magnetizing inrush tests , for both no-load and loaded conditions.
• Internal faults between phases, for both no-load and loaded condit ions.
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• Inr ush condi tion followed by internal fault , for both no-load and loaded con-
dirion s.
• Switc hing on an in ternal fault bet ween phases on the primary and secondary,
for both no-load and loaded conditions.
• W inding and inter-turn faults on the primary and secondary, for both no-load
and loaded conditi ons.
• Overexcitaricn test, for bot h no-load and loaded conditions
• High impeda nce primary ground fault, for both no-load and loaded conditions
• High impedance secondary ground fault , for both no-load and loaded condi-
t ions
• Performance of primary ground relay under externa l fault condition .
• External fault, for both no-load and loaded condition s
• Tr ansformer tap-ch anging test , for both no-load and loaded conditions.
6 .1 Magnetizing inrush test
Magnet izing inr ush test was perfo rmed by dos ing switch 81 (Appe ndix C-l) on th e
primary side of th e tra ns former while t he prototype relay is running. In the case of
no-load condit ion, the secondary side of the transfor mer is left opened and in the
case of the loaded condition, th e second ary side of the transformer illconnected to
a load resistor. The load resisto r has to have proper voltag e and current ratings.
An air cooled resistor gan g was used in t his case. The ra t ing of the resistor is 1,000
81
Valli a t 40,000 Watt s. Magnetizing inrush test can also be ca rried out by sendin &a
·10....• s ignal to t he triac -e::ontrolledcircuit breaker while switch 51 (Appendix C-l) is
in dose position. Several hundred cases of inrush lest were ca rried out. Th e relay is
restrained from t ripping in all t hese tests. Figure 6.1 shows the perfor mance of the
relay under inrush condition (no- load) . Figure 6.1 a is the act ual current waveforms
of the three phases taken from the oscilloscope. Switching on the transformer is
carried out by sending a 'low' signal thro ugh one of the out put bits to t he t rlec-
controlled circui t breaker . Figure 6.1 b shows the differential curr ent waveform s of
the th ree phases arter being samp led at the rat e of 16 samples per cycle. Figure
6.1 c gives th e plot of the combine d fundamental. second and fift h harm onia of t he
differen t ial currents . Figure 6.1 d gives the ratio of t he combined second harm onia
over fundamental and the rat io of the combined fift h harmoni a ove r fundame ntal.
From Fig ure 6.1 d. it is d ear that since t he ratio of the comb ined second har moniu
over Iundamentel never goet below the 0.177 thr eshold level, the relay is res trained
from operation.
Figure 6.2 shows the performance of th e relay under inrush condition (with
load ). Once again the relay is I'eItrained from operation du e to the presence of high
second har monic (F igure 6.2 d)
6 .2 Internal faults b etween phases
Internal faults between phas es was carried out by closing switch 52, 53, 55. or 56
(Appendix C· I). A smel l resistor of approximately 8 ohms is used for heavy internal
fa ult test . This resistor has to have a proper rat ing. No attempt has been made to
produc e internal faulu of greate r than 10 PU (I PU is equal to 12.5 Amps) because
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such attempt would tr ip the main breaker of the elect rical panel in the engineerins
building due to excessive current loading . However should such a very heavy fault
occu r, t he ~Iay is equ ipped with inst ant aneous tripping .
Figure 6.3 shews the performance of the relay under internal fault condit ion:
fault bet ween 5750600 V laps on phase-a of the tran sformer (no-load). This fault
wu car ried out by dOlling switch 55 (Appendix C· l) . Figure 6.3 a shows the act ual
current wavefor m. take n from the oscilloscope. From Figure 6.3 a, i t is shown that
the relay opera ted and it sent a tr ip signal to the t riac-cont rolled circuit breaker
within one cycle afle r the inception of fault. Figure 6.3 b shows the differential
current orthe thr ee phase s after bei ng sa mpled at the rat e of 16 sam ples pe r cycle.
Figure 6.3 c gives the combined rundamental, second and firth harmonic compo nenlJ
or the d ifferential currents . When a rault occurs, the amplitude or the Iundamental
component increases wbile the am plitude or the second harmonic dec reases. Figure
6.3 d gives the rat io or the combined second harm onic over Iuadamenral and the
ra tio or the combined firtb barmon ics over funda mental . T he ratio or the combined
second ha.rmonic over rundame ntal decre eees to 0.177 thr eshold level which the
relay recognizes as a Ieult , T his tes t repr esents a case when 4.166% or the pbese-e
(secondary) winding is short circuited. T he relay successrully operated. within one
cycle. Note thAt from Figure 6.3 c. the value or JD. reaches to about 0.95 PU.
Witb th e threshold Co set at 0.2 P U, th is shows that the relay willopera te even if
a smaller percentage or the winding, perhap s less than 1%, is involved in the rault.
Figure 6.'1 shows the performance or the rclay under interna l rault condition:
rault bet ween 575-600 V taps on phase-a or the t ransformer (with load) . T he relay
sends a t rip signal within one cycle after the inception or rault (Figure 6.4 a) .
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6.3 Inrush condition followed by internal fault
T his test was carried out by closing switc h 51 the n switch 53 (Appendix Col) .
Figu re 6.5 shows t he perfo rma nce of the relay under inr ush condition followed
by an internal fault : phase a-b fault on primary side (no-load). Figur e 6.5 a shows
the actual curren t waveCorms taken from the oscilloscope. During the inrush part
of the waveform, the relay is restrained from operation and when a faul t is applied,
within one cycle. the relay sends a trip signal (F igure 6.5 a) . Figure 6.5 b shows the
differential current waveforms of the three phases afte r being sampled at the rate
of 16 samples per cycle. Figure 6.5 c gives the combined fundamental , second and
fift h harmonics of the differential cur rents. When a fa ult occurs, t he amplit ude of
the £undamental compon ent increases while the amplitudes of t he second an d fifth
harmonics decrease . Figure 6.5 d gives the rat io of t he combined second harmo nic
ove r fundam ental and the ratio of th e fifth har monic over fundamental. T he rat io of
the second harmonic over fundam ental decreases to 0.177 which initi ates the relay
to send a t rip signal.
Figure 6.6 shows the performance of the relay under inrush condition followed
by an internal fault : phase a-b fault on primary side (with load ). Th e rela y is
restr ained dur ing t he inrush but ope rates wit hin one cycle afte r a fault occur s
(F igure 6.6 a an"!, 6.6 d).
6.4 Switching on an internal fault : phase a-b
fault on se condary side
This test WM car ried out by closing switch Sl while switch S6 rema ins in close
pos ition (Ap pend ix C· l). Figure 6.7 shows t he performance of t he relay in the case
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of switching on an internal fault: phaae a-b fault on the secondary side (no-load) .
Figure 6.7 a shows the actual current waveforms taken from the oscilloscope. In
this case a t rip signal is sent to the circuit breaker after one and a half cycles. This
delayed tripping takes place because of the presence of strong second har monics
due to the inrush. As long as this strong second harmonic is there, the relay will
;'C restrained. Figure 6.7 b shows the differential currenl waveforms of the three
phases after being sampled at the rate of 16 samples per cycle. Figure 6.7 c gives
the combined fundamen tal. second and fifth harmonics of the di lferential currents.
After the inrush has eased, the amplitude of the fundamental component sta rt! to
increase and the amp litudes of the second and fifth harmonics star t to decrease.
Figure 6.7 d gives the ratio of the combined second harmonic over fundamental and
the rat io of the fifth ha rmonic over fundamenta l. The ratio of the second harmonic
over fundamental decreases to 0.177 at sample number 32 which initiates the relay
to send a t rip signal.
Figure 6.8 shows the performance of the relay under switching on an internal
fault: phase a-b fault on primary side (with load). In .this case the tr ip ..ignal is
sent within one cycle because of the absence of second harmonic •
.
6.5 Sw itching on an internal fault : phase a-b
fault on primary side
This test was carried out by closing switch 51 while switch 53 remains in close
position (Appendix C~ I ). Figure 6.9 shows the performance of the relay in the case
of switching on an internal fault: phase e-b fault on primar y side (no-load). Figure
6.9 a shows the actual current waveforms taken from the oscilloscope. In this case a
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tri p signal is sent to the circu it break er after few cycles. This delayed tripping tak es
place becaus e of t he presence of strong second harmonics due to th e inrush . As long
as th is st rong second harmonic remains , t he re lay will be rest rained. Figure 6.9 b
shows the differential current waveforms of the three phases after being sampled
at the rate of 16 sam ples per cycle. Figure 6.9 c gives the comb ined fundamental,
second and fift h harmon ics of the differential currents. After the inrush has eased,
the an-plitude cf the fundamental component starts to increase and the amplit udes
of the second and fifth harmo nics star t to decrease. Figure 6.9 d gives the ra.tio of
the combined second harmonic over fundamental and the ratio of the fifth harmonic
over fundamental. T he ratio of the second harmonic over fundam ental dec reases to
0.177 at sample number 60 which initiates the relay to send a tri p signal.
Figure 6.10 shows the performance of the relay under switching on an internal
fault : phase e-b fault on primary side. Tr;p is init ia ted a few cycles after t he
switch is closed. Once again it is due to the presence of a strong second harmonic
component .
6.6 Fault between primary and secondary wind-
ings
This test was carried out by closing switch 58 while switch 51 is in close position
(Appendix C-1). Figure 6.11 shows the performance of the relay under fault condi-
tion between primary and seconda ry windings (no-load). Figure 6.11 a shows the
actua l current waveforms tak en from the oecillcsccpe. In this case a trip signal is
sent to the circuit breaker within one cycle after the fault occurs. Figure 6.1I b
shows the differential current waveforms of the three phases afte r being sampled at
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the rate of 16 samples per cycle. F igure 6.11 e gives the combined fundamental,
seco nd and fifth harmonics of the d iffcl'cntial curre nts. When a fault occurs . the
amplitude of the fundamental component starts to increase and the a mplitudes of
the second and fifth harmonics star t to decrease, Figure 6.11 d gives the ra t io of
t he combined second har monic over fu ndamental and the ratio of the fifth har monic
ove r funda mental. T he ratio of the second ha rmonic over fundamental decreases to
0.117 at sample number 120 which in itiates the relay to send a tr ip s ignal.
Figure 6.12 shows the performance of the relay under fault cond ition between
primary an d secondary windings (with load ), The relay cleared the fault within
one cycle.
6.7 Steady state overexcitation condition
This test was carried out by increas ing the supp ly voltage from 230 volts to a.round
350 volts. Since the laboratory does not have the means or equipments to sup-
ply the 350 volts, anothe r step-up t ransformer is used and put in seri es wit h the
test t ransformer. No att empts have been made to perform overexcitati on of more
th an 40% since this would destroy t he t ransformer winding. T he relay willt r ip the
circu it breake r when higher than 40% overexcitation occurs. This threshold can
he increased or decreased by simply changing the constant in the re lay soft ware.
Figur e 6,13 shows the performance of the re lay under steady state overcxcitaricn
cond ition (no- load). Fig ure 6.13 a shows th e actual current waveforms take n from
th e oscilloscope. The relay is restra ined from tripping in t his case d ue to the pres-
ence of strong fifth harmonic in the current waveforms even t hough th e ratio of the
seco nd harmonic over fundamen tal goes below the preset thresho ld or .177 . Fig-
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lire 6.13 b shows the differentia l current waveforms of the three phases after being
sampled at t he rat e of 16 eemples per cycle. Figure 6.13 c gives the combined
fundamental . second and fifth harmonics of the differential currents. T he ampli-
tudes of the fundamental , second and fifth harmonics reach steady state values and
remain there. Figu re 6.13 d gives the rat io of the combined second harmonic over
fundamental and the ra tio of the fifth harmonic over fundamental. The ratio of the
second ha rmonic over fundamental goes below .177 threshold but tripping is not
declared by the relay because of the presence of stro ng fifth harmonic.
Figure 6 .14 shows the performance of the relay under steady state overexcitation
condition (with load). The relay is restrained due to the presence of st rong fifth
harmonic componen t.
6 .8 High impedance ground fault : phase a-g on
primary
This test WM cerrled out by closing switch 54 while switch 51 remains in dose
position (Appendix C·I). Figure 6.15 shows the performance of the relay under
high impedance ground fault : phase a-g on primary (no-load). Figure 6.15 a shows
the actual current waveforms taken from the oscilloscope. A t rip signal is sen t to
the circui t breaker within a cycle after the inception of ground fault on the primary
side of the trans former. Figure 6.15 b shows the differentia l current waveforms of
the th ree phaeea after being sampled at the rate of 16 samples per cycle. Figure 6.15
c gives the ratio of the combined fundamental, second and fifth harmonics of the
differential currents. When ground fault occurs , the amp lit ude of the fundamental
increases while t he amplitude of the second harmonic decreases. Figure 6.15 d
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gives the rat io of the combined second harmonic over fundamental. The ratio of
the second harmonic over funda mental decreases when a fault occurs. When this
ratio goes below the .1225 thres hold, the relay proceeds to check the amplitude of
the ground fau lt. Each time this amplitude exceeds the preset threshold value of
0.1 PU, a fault counte rie incremented. A trip signal is sent when this fault counte r
exceeds the preset number 5.
6 .9 High impedance ground fault : phase a-g on
secondary
This test was carried out by closing switch 8 7 while switch 81 remains in close
position (Appendix Col). Figure 6.16 shows the per formance of the relay during
high impedance ground fault: phase a-g on secondary (no-load) . Figure 6.16ashows
the actual cur rent waveformstaken {rom the cscillceccpe. A trip signal is sent to the
circuit breaker within a cycle after the inception of ground fault on the secondary
sida of the t ransforme r. Figure 6.16 b shows the differential current waveforms of
the three phases after beingsampled at the rate of 16samples per cycle. Figure 6.16
c gives the combined fundamental, second and fifth harmonics of the differenti al
currents. When ground fault occurs, t he amp litude of the fundamental increases
while the am plitude of the second harmonic decreases. Figure 6.16 d gives th e
ratio of the com bined second harmonic over fundame nta l. The ratio of the second
harmonic over fundamental decreases when a fault occurs. When th is ratio goes
below the .1225 threshold, the relay proceeds to check the amplitude of the ground
fault . Each time this amplitude exceeds the preset threshold value of 0.1 PU , a
fault counter is incremented. A trip signal is sent when this fault counter exceeds
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t he preset numbe r 5.
6. 10 External fault condit ion: p erformance of
the pr imary gro u nd relay
This test was carried out by applyi ng a three phase load on t he secondary side of the
trans former while switch 51 remai ns in dose position (Appendix Col ). Figure 6.17
shows the performance of the primary ground relay under exte rna l fault condition
(with load). Figure 6.17 a shows the act ual current waveforms taken from th e
oscilloscope. T he relay is restrained from tripping due to the presence of strong
second harmon ic even thoug h t he magnit ude of the primary ground fault exceeds
0.1 PU (IS.I ). Figure 6.17 b shows t he primary ground current waveforms after
being sam pled at the rat e of 16 samples per cycle. Figure 6.17 c gives t he ampli tuues
of the fundamental and second harmonics of the ground current s. Figure 6,17 d
gives the ratio of t he combined second harmonic over fundamental of the primary
ground current. This ra tio never falls below the preset th reshold of 0.1225 which
restrai ns the relay from operation. Wit hout th is second har monic restr aint, t he
ground relay would ope rate when all ext ernal fault occurs because the magnitude
of the primary ground cu rrent exceeds the thresho ld level of 0.1 P U (Figure 6,17 b) .
Norma lly during the exte rnal fa ult . the differential current and t he ground current
should be very low. However, when the C,T.s sat urate during hea vy external fault .
high magnitud e ground current s exist .
Several oth er tests conduct ed on the relay in the laboratory include: perfor-
mance of the relay when the tra nsformer is opera ted at different ta p positions
during norma l loading and switching on and off the load. In all these cases, the
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relay never maloperated . Due to the rugged feature or t he designed relay, the digi·
tal relay is not very sensitive to noise or other d ect romagnd ic disturbances. A. a
result. it never mAloperated .
Chapter 7
Conclusions a n d suggestions for
further research
7.1 Conclusi ons:
Some of the contrib utio ns made in this thesis are:
The comp lete design of l\ sta nd-alone prototype digital protective relay for th ree
phase power trans formers was carried out successfully.
A simple an d cost e ffective stand-alone relay utilizing a single T MS320E 15 sig-
nal pro cessor WM buil t and t este d. T he cost of t his relay is only a few hundred
dollars compared to a few thousan d dollars (or th e stat ic o r elect ro mechanical relay
counterpart .
The relay har dware consists of the da ta acquisition boar d an d t he digital pro-
cessing board . One of t he most important and new feat ures of the designed relay
is the addit ion of an anti -aliasin g filter. T his filte r was designed and imp lemented
as part of t he data acqui sition board. Th e filter is designed to reject any frequency
above th e 300 Hz and pass any frequency below t he 300 Hz.
The complete relaying funct ions were also imp lemented in th e designed relay.
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These include: a percentage differ ential protection with the second-harmonic re-
straint for inrush curren ts and a fifth-ha rmonic restraint for overexcitation condi-
tions, and primary and secondary ground fault protectio n. For the first time. II
second-harmonic restraint technique is incorpor ated in the ground relay in addition
to the convent ional thresho ld festI"aint techn ique. This new technique prevents the
ground relay from false tripp ing during inrush and through-fault conditions when
C.T.s saturate.
The complete transformer protection relay software was written in assembly
language for faster speed of operati on. It is designed in II modular form, so that
any anticip ated changes in the future can be carried out easily.
Complete test ing of the digita l prototype relay was also carried out in the labors-
tory. T he results of the sample test cases are included in this thesis. A large number
of lests were ca rried out over the duration of three month s. During this time, the
relay successfully cleared all the faults that were applied on the transforme r and the
relay never maloperated. The relay is superior to its electromechanical counterpart
in terms of its performance and cost.
The designed relay has a poten tial to be mass produced and marketed. It has
several unique fealures such as simplicity, flexibility, low cost and fast speed of
operat ion. Patent application for the designed relay is currently under way.
7.2 Future Works:
The designed prototype relay can be modified to implement the adaptive relaying
concept by simply mcdifiying the relay software. No major hardware modification
needs to be done.
116
As shown in Figure 6.9, if a transformer with an interturn fault is energized . the
digit al relay may not operate for a long tim e due to the presence of strong second
ha rmo nic which restrai ns t he relay. Such a small fault may develop into a more
severe short circu it if it is not cleared promptly. Th is problem can be overcome by
incorpor ating the concept of adaptive relaying or multicriterial differential relaying
tech niques. Research in this area is very much encouraged .
The present relay can and should be further improved by incorporat ing the self
dia gnosis, software and hardware redun dancy to facilita te fault toleranc e. Research
in t he area of fault tolerant relay is needed.
More works need to be done in developing the user interface, designing the
powe r supply and designing the hardware to meet ANSI/I EEE sta nda rds.
Finally, th is relay has to be tested in the actual harsh environment of the substa-
tion before it can be manufactured and sold to utilities. Coopera tion from ut ilities
is highly desired.
lli
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Appendix A
R eset time ca lc u la t io n for t he TMS320E15
Reset initiali zes the processor. Appendix A·I shows the reset circuit schemal ic
for t he TM S320E15. Usually 100 to 200 msec. of low pulse is sufficient to reset the
TM S320 digit al . ignal proc essor. The values for R1 and C\ are obta ined lUI follow:
(. 1)
where :
(.2 )
Now solve for t
(.3)
Assume:
R1= tMO.
v = 1.5 V (t ransi t ion from logic low to logic high) .
t = 167 msec.
the n C1 can be computed as fcllcws:
(.4)
Appendix A-1
Reset circuit for t he T MS320E15
ITMS320E151 Rl
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Appendix B
Efficient implementatio n of th e DFT subroutine
To extract the fundamental quan tity of a given signal using OFT requires mul-
tiplication of 16 sine and 16 cosine coefficients with the 16 sam pled data of the
signal. Simila r requirem ent applies for the calculation of second an d fifth harmo n-
ics. Hence in total there are 16 )( 16 = 96 coefficients to be stored in the data
memory. This data occupies almost half th e tota l available words in the RAM. To
avoid storing large data as descri bed above, the following techn ique is used.
As shown in Appendix B·l , since th .: sine and cosine coefficients for the calcu-
lation of fundamental . second and fifth ha rmonics overlap , only 16 coefficients are
required to be stored instead of 96.
The calcu lation of the fundamental componen t is then carried out M shown in
Appendix B-2.
The calcu lat ion of t he second harmonic component is shown in Appendix B-3.
Th e calcula tion of t he fifth harmonic component is shown in Appendix 8 -4.
Appendix B-1
Co efficients for the calculati on of harmonics
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Appendix B-2
Calculation of fundamental com po ne nt
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Appendix B-3
Calc ulation of second harmonic
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Appendix B-4
Calculation of fifth harmonic
t'11
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APPENDIX C
Test procedure of t he power transformer
T he seven shunt resistances on the primary and secondary sides of the tr ans-
former convert high current in the current transformer to a low level voltage. The
values of these shunt resistances for the primary and secondary sides are 0.05 and
0.07 ohms, respectively. It is very difficult to find such high power and low value
relliston . Extreme precaution was followed while applying a fault to the power
transformer since fatali ty could result from such error . A high current rating con-
tactor cont rolled through anot her solid-state relay is used in applying fault to the
transformer. Appendix C· 1 shows the schematic of th e test procedure of the three
phase power transformer.
Magnet izing inrush test
Magnetizing inrus h tests were simulated by do sing the switch Sl (Appendix
(;, 1). In order to assess the performan ce of the digital relay, several hundred eases
of inrush test were carried out .
Vario us f'aul t t ests
Various fault conditions were simulated by connecting a low resistance across
the fault points. For higher impedance fault, a high resistance was used. Several
hundred of various faults were carried out. The following summarizes the various
faults and the switch setti ng for each fault .
• Primary phase to phase fault · with switch 81 closed, close switch 83.
1~9
• Secondary phase to phase fault - with switch Sl closed, d ose switch S6.
• Primary winding fault· with switch 51 closed, close switch 52.
• Secondary winding fault · with switch SI closed, close switch 55.
• Inter-tu rn fault· with swit ch 51 closed. dos e switch 512.
• Primary to secondary winding fault - with switch SI dos ed. close switch 58.
• Externa l fault · ..,haseto ground. with switch 51 closed, close Switch 59.
• External fault - phase to phese , with switch 51 closed, Close switch SIO.
• Primary ground fault · with switch SI closed, dose switch 54.
• Secondary grou nd fault · with switch 51 dosed, close switch S7.
• Inrush followed by internal Ieult , close switch 51 then close switch 53.
• Inrush followed by winding Iault . closeswitch SI then close switch 52.
• Switching on an internal fault · with switch S3 closed, dose switch SI.
• Switching on a primary to secondary winding Ieulr . with ewich 58 closed,
close switch S1.
Overexcit ation test
Overexcit ation test was carried out by increa.sing the supply voltage by means
of an auto-trans former. Overexcitation up to 40 %were used. Several hundreds of
overexcitatton tests were carried out.
Tr an sformer tap changing teat
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The test transformer has an on-load tap change of 10 %and 20 %. Several tests
were performed by connecting phases a, b and c on secondary side to 5M1 V or 575
V or 600 V tap setti ngs. Several hundreds of tap changing tests were carried out .
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